It is also known as NOT gate. It is applied to a single input variable, being read as an inverted variable. Represented as S == not(A), and associated to a truth table. In some cases the inversion is not specified as , but as A'.

Where:

a)      It is the circuit associated to it;

b)     the drawing according to the DIN norm;

c)      the drawing according to the ASA norm.